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Stochastic Testing Method for Transistor-Level
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Abstract—Uncertainties have become a major concern in
integrated circuit design. In order to avoid the huge number
of repeated simulations in conventional Monte Carlo flows, this
paper presents an intrusive spectral simulator for statistical
circuit analysis. Our simulator employs the recently developed
generalized polynomial chaos expansion to perform uncertainty
quantification of nonlinear transistor circuits with both Gaussian
and non-Gaussian random parameters. We modify the nonintru-
sive stochastic collocation (SC) method and develop an intrusive
variant called stochastic testing (ST) method. Compared with the
popular intrusive stochastic Galerkin (SG) method, the coupled
deterministic equations resulting from our proposed ST method
can be solved in a decoupled manner at each time point. At the
same time, ST requires fewer samples and allows more flexible
time step size controls than directly using a nonintrusive SC
solver. These two properties make ST more efficient than SG and
than existing SC methods, and more suitable for time-domain
circuit simulation. Simulation results of several digital, analog
and RF circuits are reported. Since our algorithm is based on
generic mathematical models, the proposed ST algorithm can be
applied to many other engineering problems.
Index Terms—Uncertainty quantification, stochastic circuit
simulation, generalized polynomial chaos, stochastic testing
method, variation analysis.
I. INTRODUCTION
VARIATION has become a major concern in today’snanometer integrated circuit design [1]. It is well known
that the uncertainties of transistor threshold voltages have
significantly limited the scaling down of the supply voltage
in low-power design [2], [3]. Meanwhile, manufacturing un-
certainties can remarkably influence the performance of on-
chip interconnects [4]–[11], leading to timing variations [12],
[13]. These device-level uncertainties can propagate to the
circuit or system level, and finally influence chip performance
and yield [14]. Therefore, new electronic design automation
(EDA) tools are highly desirable to model and simulate the
uncertainties at different levels [4]–[9], [15]–[19].
One bottleneck lies in propagating the effect of uncertainties
from the device level to the circuit or system level. Such
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uncertainty quantification (UQ) problems require specialized
stochastic solvers to estimate the underlying statistical infor-
mation by detailed transistor-level simulation. The mainstream
transistor-level simulators such as PSpice [20], Cadence Spec-
tre [21], and Synopsys HSPICE [22] utilize the well-known
Monte Carlo (MC) algorithm [23] to perform a statistical char-
acterization. Unfortunately, MC must run repeated transistor-
level simulations at a huge number of sampling points due to
its slow convergence rate. Although some improvements have
been proposed (such as Quasi-Monte Carlo and Latin Hyper-
cube samplings [24]–[26]), MC simulation is still inefficient
for many circuit UQ problems.
As an alternative, spectral methods based on polynomial
chaos (PC) expansions have been proposed to accelerate the
UQ of circuits with Gaussian random parameters [4]–[9], [27],
[28]. Spectral methods represent the circuit uncertainties by
truncated Hermite-chaos polynomial [29] [which is abbrevi-
ated to polynomial chaos (PC)] series expansions, and they
compute the PC coefficients by a stochastic Galerkin (SG) [30]
or stochastic collocation (SC) [31] approach. The intrusive SG
method solves a coupled deterministic equation by modifying
an existing deterministic solver to directly compute the PC
coefficients. Alternatively, the nonintrusive SC scheme solves
a set of decoupled equations at some sampling points by
repeatedly calling an existing deterministic solver, followed
by a numerical procedure to reconstruct the PC coefficients.
Since the truncated PC expansion converges very fast when
the solution dependence on the random parameters is smooth,
spectral methods have shown remarkable speedup over MC
when the number of parameters is small or medium. In the
context of EDA, most work has been focused on applying SC
and SG to solve the linear stochastic equations arising from
interconnect analysis [4]–[9], whereas only a limited number
of publications have discussed nonlinear circuits [27], [28].
In [27], SC is combined with PC to simulate RF circuits
with Gaussian variations. Later, [28] developed a SPICE-type
stochastic simulator for nonlinear circuits. The key idea is to
construct some stochastic library models for both linear and
nonlinear devices by linearization and Galerkin projection.
However, one has to reconstruct these library models for
different uncertainty specifications and bias conditions, and
thus industrial semiconductor device models cannot be feasibly
integrated with this PC-based simulator.
There often exist non-Gaussian variations in practical circuit
design, which cannot be easily handled by existing PC-based
UQ tools. Due to the development of generalized Polynomial
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Chaos (gPC) [32]–[34], spectral methods can now be applied
to physical models with non-Gaussian variations, and exten-
sive results have been reported [34]–[42]. Unfortunately, there
seems to be limited research investigating the application of
gPC to EDA problems. In [41], gPC was employed with SC to
construct linear stochastic models for electromagnetic devices.
Later, gPC-based SC and SG were applied to the UQ of
linear circuits with Gaussian and non-Gaussian variations [38].
However, directly applying existing SG or SC methods to
circuit problems can be inefficient, as will be discussed in
Section IV and demonstrated by the examples in Section V.
Among various SC methods, there exists a special kind
of SC scheme [35]–[38]1. Different from the mainstream SC
methods using sparse grids or tensor rules, this SC scheme
uses the same number of basis functions and sampling nodes
to construct a coupled deterministic equation. The resulting
equation can be decoupled a-priori with a transformation [35]
and then solved by repeatedly calling existing deterministic
solvers. Combined with gPC, this nonintrusive method has
been used for the UQ of the nonlinear dynamic systems
arising from multibody problems [35] and of linear differential
algebraic equations (DAEs) from linear circuit analysis [38].
In [38], the tensor product rule is used to construct the
basis functions and sampling nodes for SC, leading to some
computational overhead.
Our Contribution. In this paper, we propose a gPC-based
intrusive simulator, called stochastic testing (ST), for the
UQ of transistor-level simulation. This work is a variant of the
interpolation-based SC [35], [38]. Our work uses a collocation
testing method to set up a coupled equation, and decoupling is
used to accelerate the computation. However, our ST simulator
differs from the previous work in the following aspects:
1) Different from the nonintrusive SC in [35], [38], our
proposed method is an intrusive simulator: the resulting
coupled equation is solved directly to obtain the spectral
coefficients, without decoupling a-priori. To distinguish
our simulator with the intrusive SG and nonintrusive
sampling-based SC, we call it “stochastic testing” (ST).
2) ST uses fewer testing nodes than the mainstream SC
algorithms [31] (which use sampling nodes from tensor
products or sparse grids) and the recent work in [38],
leading to remarkable computational speedup. ST pro-
vides extra speedup in time-domain simulation, since the
intrusive nature of ST allows adaptive time stepping.
3) Decoupling is applied inside the intrusive solver. This
makes our solver much more efficient over existing
intrusive solvers such as SG without sacrificing flexible
time stepping controls.
Our algorithm is implemented in a SPICE-type stochastic
simulator and integrated with several semiconductor device
models for algorithm verification. The proposed method can
be applied to many general engineering problems as the
mathematical derivation is very generic and does not make
any restrictive assumptions in the stochastic DAE’s.
Paper Organization. In section II we review MC, the
1The authors would like to thank the anonymous reviewer for pointing out
the related work in the mathematical community, specifically Ref. [35], [38].
existing spectral methods for stochastic circuit simulation, as
well as gPC. Section III presents our intrusive ST simulator
and its numerical implementation. In Section IV, gPC-based
SG and SC are briefly extended to nonlinear circuits and
compared with ST, and we further classify various stochastic
simulators. Section V provides some circuit simulation results
and discusses the speedup of ST over SC in detail.
II. REVIEW: STOCHASTIC SIMULATORS AND GPC
Let us consider a general nonlinear circuit with random
parameters. Applying modified nodal analysis (MNA) [43], we
obtain a stochastic Differential Algebraic Equation (DAE):
d~q
(
~x
(
t, ~ξ
)
, ~ξ
)
dt
+ ~f
(
~x
(
t, ~ξ
)
, ~ξ
)
= B~u (t)
(1)
where ~u(t) ∈ Rm is the input signal, ~x ∈ Rn denotes nodal
voltages and branch currents, ~q ∈ Rn and ~f ∈ Rn represent the
charge/flux term and current/voltage term, respectively. Vector
~ξ = [ξ1; ξ2; · · · ξl] denotes l random variables describing the
device-level uncertainties assumed mutually independent. In
this paper, the port selection matrix B is assumed independent
of the random parameters ~ξ. We focus on how to solve (1) to
extract some statistical information such as mean, variance and
probability density function (PDF) of the state vector ~x
(
t, ~ξ
)
.
A. Monte Carlo Method
Monte Carlo (MC) is the most widely used UQ tool, and
it is implemented in almost all commercial circuit simulators.
In MC, Ns samples ~ξ1, · · · , ~ξNs are first generated according
to PDF(~ξ), the joint Probability Density Function (PDF) of
~ξ. Any available deterministic solver is then called to run a
simulation at each sample, generating a set of deterministic
solutions. Finally, all deterministic solutions are utilized to
compute the statistical characterization of interest. The error
of MC is proportional to 1√
Ns
. Very often, a huge number
(thousands to millions) of samples are required to obtain the
desired level of accuracy even when improvements on sam-
pling point selection, such as Mixture Importance Sampling,
Quasi-Monte Carlo and Latin Hypercube sampling [24]–[26],
are used. The excessive number of samples render the repeated
simulation prohibitively expensive in many cases.
B. PC-based SG and SC Methods
In the EDA community, most existing spectral stochastic
simulators focus on linear circuits with Gaussian parame-
ters [4]–[9] by considering the following linear stochastic DAE
E
(
~ξ
) d~x(t, ~ξ)
dt
+A
(
~ξ
)
~x
(
t, ~ξ
)
= Bu (t) . (2)
Since ~ξ contains only Gaussian parameters, ~x
(
t, ~ξ
)
can be
well approximated by a truncated Hermite expansion
~x
(
t, ~ξ
)
≈
K∑
k=1
xˆk(t)Hk(~ξ)
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TABLE I
UNIVARIATE GPC POLYNOMIAL BASIS OF DIFFERENT RANDOM PARAMETERS [34].
Distribution of ξk PDF of component ξk [ρk(ξk)]1 univariate gPC basis function φik (ξk) Support of ξk
Gaussian 1√
2pi
exp
(
−ξ2k
2
)
Hermite-chaos polynomial (−∞,+∞)
Gamma ξ
γ−1
k
exp(−ξk)
Γ(γ)
, γ > 0 Laguerre-chaos polynomial [0,+∞)
Beta ξk
α−1(1−ξk)β−1
B(α,β)
, α, β > 0 Jacobi-chaos polynomial [0, 1]
Uniform 1
2
Legendre-chaos polynomial [−1, 1]
1 Γ (γ) =
∞∫
0
tγ−1 exp (−t) dt and B (α, β) =
1∫
0
tα−1 (1− t)β−1 dt are the Gamma and Beta functions, respectively.
where Hk(~ξ) is an orthonormal multivariate Hermite polyno-
mial [30], and xˆk(t) the PC coefficient. If the total polynomial
order is p, then the above Hermite expansion uses
K =
(
p+ l
p
)
=
(p+ l)!
p!l!
(4)
basis functions in total to approximate ~x(~ξ, t).
In the intrusive SG method [30], the Hermite expansion (3)
is first substituted into (2). Applying Galerkin testing, SG sets
up a coupled equation of dimension nK. The PC coefficients
are then directly computed by solving this coupled equation.
The nonintrusive SC method [31] first selects a set of
sampling points according to some rules (such as Gauss-
quadrature tensor product rule or sparse grid rule). At each
sampling point, (2) is solved as a deterministic equation to get
a deterministic solution. After that, a post-processing step such
as numerical integration is applied to get the PC coefficients.
C. Generalized Polynomial Chaos (gPC)
Generalized polynomial chaos (gPC) [32]–[34] is a gen-
eralization of the original Hermite-type PC [29], and it can
handle both Gaussian and non-Gaussian random parameters
efficiently. A multivariate gPC basis function H~i(~ξ) reads
H~i
(
~ξ
)
=
l∏
k=1
φik (ξk), (5)
where φik (ξk) is a univariate orthonormal polynomial of
degree ik. The specific form of φik (ξk) depends on the density
function of ξk. Table I lists the correspondence between
some typical univariate gPC polynomial basis φik (ξk) and
the probability distributions of ξk [34].
In the stochastic space Ω, the inner product of any two
general functions y1
(
~ξ
)
and y2
(
~ξ
)
is defined as
〈
y1
(
~ξ
)
, y2
(
~ξ
)〉
=
∫
Ω
PDF
(
~ξ
)
y1
(
~ξ
)
y2
(
~ξ
)
d~ξ. (6)
The normalized gPC bases have the the orthogonality property〈
H~i
(
~ξ
)
, H~j
(
~ξ
)〉
= δ~i,~j .
With gPC, one can also approximate a second-order stochastic
process ~x(~ξ, t) by an order-p truncated series
~x(t, ~ξ) ≈
∑
|~i|≤p
x˜~i(t)H~i(
~ξ) (7)
which has totally K basis functions [K is given in (4)]. In (7),
~i=[i1; i2; · · · ; il] is the index vector with |~i|=
l∑
k=1
|ik|, integer
ik the highest order of ξk in H~i(~ξ). The mean value and
standard deviation of ~x(~ξ, t) are easily calculated as:
E
(
~x
(
t, ~ξ
))
= x˜~i(t), |
~i| = 0
σ
(
~x
(
t, ~ξ
))
≈
√
p∑
|~i|=1
|x˜~i(t)|
2.
(8)
In PC and gPC, the random parameters are assumed mutu-
ally independent. For general cases with arbitrary probability
measures, constructing orthogonal basis functions is much
more involved. A nice approach is proposed in [44], however,
its numerical implementation is not trivial. In this paper, we
keep the assumption that all random parameters are mutually
independent, and we apply gPC to develop more efficient UQ
tools for nonlinear transistor-level circuit analysis.
III. STOCHASTIC TESTING SIMULATOR
Since there is a one-to-one correspondence between 1 ≤
k ≤ K and the index vector ~i, we denote
xˆ(t, ~ξ) =
K∑
k=1
xˆk(t)Hk(~ξ) (9)
for convenience. Now Hk(~ξ) denotes the k-th multivariate
orthonormal gPC basis function of (7). Replacing the exact
solution ~x
(
t, ~ξ
)
in stochastic DAE (1) with the above trun-
cated gPC expansion yields a residual function
Res( ~X(t), ~ξ) =
d~q
(
xˆ(t, ~ξ), ~ξ
)
dt
+ ~f
(
xˆ(t, ~ξ), ~ξ
)
−B~u(t).
(10)
Now the unknown vector reads
~X (t) = [xˆ1 (t) ; · · · ; xˆK (t)] ∈ R
N
, with N = nK. (11)
A. Basic Idea of the ST Method
In order to compute ~X (t), ST starts from (10) and sets
up a larger-size determined equation by collocation testing.
Specifically, ST selects K testing (or collocation) points
~ξ1, · · · , ~ξK , then it enforces the residual function to be zero
at each point, leading to the following deterministic DAE:
dQ
(
~X (t)
)
dt
+ F
(
~X (t)
)
= B˜~u (t) (12)
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Fig. 1. Structure of the Jacobian matrix in ST-based simulator, with l =
p = 3 and K = 20.
with
Q
(
~X (t)
)
=


~q
(
xˆ(t, ~ξ1), ~ξ1
)
.
.
.
~q
(
xˆ(t, ~ξK), ~ξK
)

 , B˜ =


B
.
.
.
B


F
(
~X (t)
)
=


~f
(
xˆ(t, ~ξ1), ~ξ1
)
.
.
.
~f
(
xˆ(t, ~ξKt), ~ξK
)

 .
(13)
The collocation testing used in ST is the same with that used
in collocation-based integral equation solvers [45]. However,
in stochastic computation, “stochastic collocation” means a
different sampling-based method (c.f. Section IV-B). There-
fore, we name our proposed method as “stochastic testing”.
There remain two important issues, and how to address them
distinguishes our ST solver with the nonintrusive stochastic
solvers in [35], [38]. The first issue is how to solve the
resulting coupled DAE. ST directly solves (12) by an intrusive
solver. As a result, the gPC coefficients can be directly com-
puted and adaptive time stepping [46] can be used. The second
issue is how to select the testing nodes. ST selects K testing
points from some candidate nodes, whereas (p+1)lK nodes
are used in [38] to make the transformation matrix invertible.
B. Intrusive Decoupled Solver
ST is an intrusive simulator: the coupled DAE is passed
into a specialized transient solver to directly compute the
gPC coefficients, and matrix structures are exploited inside
Newton’s iterations to obtain simulation speedup. As a demon-
stration, we consider backward-Euler integration. Other types
of numerical integration schemes (e.g., Trapezoidal or Gear-2
method) are implemented in a similar way inside ST.
Let ~Xk= ~X (tk) and ~uk=~u (tk). In the transient solver, DAE
(12) is discretized, leading to an algebraic equation
R( ~Xk) = αk(Q( ~Xk)−Q( ~Xk−1)) + F ( ~Xk)− B˜~uk = 0
with αk= 1tk−tk−1 . The time step size is adaptively selected
according to the local truncation error (LTE) [20], [46].
Starting from an initial guess ~X0k , ~Xk is computed using
Newton’s iterations
solve J
(
~Xjk
)
∆ ~Xjk = −R
(
~Xjk
)
,
update ~Xj+1k =
~Xjk +∆
~Xjk,
(14)
until convergence. Here J ( ~Xjk) is the Jacobian matrix of
R( ~Xjk). Fig. 1 shows the structure of J ( ~X
j
k) from a CMOS
low-noise amplifier (LNA) with n=14, l=p=3 and K=20.
Clearly, all off-diagonal blocks are filled with non-zero sub-
matrices. As a result, directly using a matrix solver to compute
∆ ~Xjk can be inefficient. If a direct matrix solver is employed,
the linear system solution costs O(N3) = O(K3n3); when an
iterative method is applied, the cost is mˆO(K2n) where mˆ is
the number of iterations.
The coupled linear equation in (14) is instead solved in a
decoupled manner. We rewrite the Jacobian matrix in (14) as
J ( ~Xjk) = J˜ (
~Xjk)M. (15)
Matrix J˜ ( ~Xjk) has a block-diagonal structure:
J˜ ( ~Xjk) =


J( ~Xjk,
~ξ1)
.
.
.
J( ~Xjk,
~ξK)

 . (16)
Let xˆk,jn2 denotes the n2-th gPC coefficient vector in X
j
k, then
J( ~Xjk,
~ξ) = αk
∂~q(~x, ~ξ)
∂~x
+
∂ ~f(~x, ~ξ)
∂~x
∣∣∣∣∣
~x=
K∑
n2=1
xˆ
k,j
n2
Hn2 (
~ξ)
. (17)
The matrix M is
M = Φ⊗ In, Φ =


H1(~ξ
1) · · · HK(~ξ
1)
.
.
.
.
.
.
.
.
.
H1(~ξ
K) HK(~ξ
K)

 (18)
where ⊗ denotes the Kronecker product operation. The
Vandermonde-like matrix Φ ∈ RK×K only depends on the
testing points and basis functions. The inverse of M is
M−1 = Φ−1 ⊗ In×n (19)
which can be easily computed because: 1) Φ is of small
size; and 2) fast inverse algorithms exist for Vandermonde-
like matrices [47]. Both Φ and Φ−1 are calculated only once
and then reused for all time points.
Finally, the linear equation in (14) is solved as follows:
1) Solve J˜ ( ~Xjk)∆z = −R( ~Xjk) for ∆z. Due to the block-
diagonal structure, this step costs only KO
(
n3
)
for a
direct solver or mˆKO(n) for an iterative solver.
2) Calculate the sparse matrix-vector product ∆ ~Xjk =
M−1∆z. Since the closed form of M−1 is ready, the
matrix-vector multiplication costs only O(nK).
The computational cost of ST solver now has only a linear
dependence on K, as contrasted with the cubic or quadratic
dependence when directly solving the coupled linear equation.
The ST solver can be easily implemented inside a com-
mercial circuit simulator. Inside each Newton’s iteration, one
can convert ~Xjk to a deterministic state variable and then
evaluate the corresponding Jacobian and function values for
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a testing node. Repeating this procedure for all nodes, J˜ ( ~Xjk)
and R( ~Xjk) can be obtained. After that, all blocks are solved
independently to obtain ∆z and then ∆ ~Xjk . If the Newton’s
iterations get converged, the local truncation error (LTE) is
checked by an existing estimator [20], [46]. The solution is
accepted and ST proceeds to the next time point if the LTE is
below a threshold; otherwise, the time step size is reduced and
~Xk is recomputed. Since the function/Jacobian evaluation and
linear system solutions are well decoupled, ST can be easily
implemented on a parallel computing platform.
C. Testing Node Selection
The testing nodes in ST are selected by two steps. First, (p+
1)l candidate nodes are generated by a Gaussian-quadrature
tensor product rule. Next, only K nodes (with K  p+ 1)l)
are selected from the candidate nodes and used as the final
testing nodes. Note that (p + 1)l sampling nodes are used
in [38], which are exactly the candidate nodes of ST.
1) Candidate Node Generation: Let ξk ∈ Ωk be a ran-
dom parameter and ρk(ξk) the corresponding PDF. Gaussian
quadrature can be used to evaluate a 1-D stochastic integral:
∫
Ωk
g (ξk) ρk (ξk) dξk ≈
nˆ∑
j=1
g
(
ξjk
)
wjk (20)
where ξjk denotes the j-th quadrature point and w
j
k the
corresponding weight. The choice of a Gaussian quadrature
rule depends on the support Ωk and the PDF ρk (ξk).
With the computed 1-D quadrature points and weights for
each ξk, one can construct multi-dimensional quadrature points
to calculate the multivariate stochastic integral
∫
Ω
g
(
~ξ
)
PDF
(
~ξ
)
d~ξ ≈
Nˆ∑
j=1
g
(
~ξj
)
wj (21)
by a tensor product or sparse grid technique [34], [39]. In
this work, we set nˆ = p + 1 [p is highest total polynomial
order in (7)] and then use a tensor product rule to construct
Nˆ = nˆl quadrature nodes in the l-D stochastic space. For
convenience, we define an index matrix I ∈ Zl×Nˆ , the j-th
column of which is decided according to the constraint
1 +
l∑
k=1
(nˆ− 1)
k−1
(I(k, j)− 1) = j. (22)
Then the j-th quadrature node in Ω is
~ξj = [ξ
I(1,j)
1 , · · · , ξ
I(l,j)
l ], (23)
where 1 ≤ I (k, j) ≤ nˆ indicates the index of the quadrature
point in Ωk. The corresponding weight of ~ξj is computed by
wj =
l∏
k=1
w
I(k,j)
k . (24)
Algorithm 1 Testing Node Selection.
1: Construct Nˆ l-D Gaussian quadrature nodes and weights;
2: [~w, ind]=sort(~w, ‘descend’); % reorder the weights
3: V = ~H
(
~ξk
)
/|| ~H
(
~ξk
)
||, with k = ind(1);
4: ~ξ1 = ~ξk, m = 1; % the 1st testing node
5: for j = 2, · · · , Nˆ do
6: k = ind(j), ~v = ~H
(
~ξk
)
− V
(
V T ~H
(
~ξk
))
;
7: if ||~v||/|| ~H
(
~ξk
)
|| > β
8: V = [V ;~v/||~v||], m = m+ 1 ;
9: ~ξm = ~ξk; % select as a new testing node.
10: if m ≥ K, break, end;
11: end if
12: end for
2) Selecting Testing Nodes: K testing nodes are selected
from the (p+ 1)l candidate nodes based on two criteria:
1) We prefer those quadrature nodes that are statistically
“important”, i.e., those nodes with large weight values;
2) The matrix Φ should be full-rank and well conditioned.
The Matlab pseudo codes of selecting the final testing nodes
are provided in Algorithm 1. In Line 7, β > 0 is a threshold
scalar. The input vector in Line 2 is ~w=[|w1|, |w2|, · · · , |wNˆ |],
and the vector-valued function ~H(ξ) ∈ RK×1 is
~H(~ξ) = [H1(~ξ), H2(~ξ), · · · , HK(~ξ)]
T . (25)
The basic idea of Algorithm 1 is as follows. All candidate
nodes and their weights are reordered such that |wj | ≥ |wj+1|,
and the first node is selected as the first testing node ~ξ1. Then,
we consider the remaining candidate nodes from the “most
important” to the “least important”. Assuming that m − 1
testing nodes have been selected, this defines a vector space
V = span
{
~H(~ξ1), · · · , ~H(~ξm−1)
}
. (26)
The next “most important” candidate ~ξk is selected as a new
testing node if and only if ~H(~ξk) has a large enough compo-
nent orthogonal to V . This means that the dimensionality of
V can be increased by adding ~ξk as a new testing point.
When l is large, generating and saving the candidate
nodes and index matrix I become expensive. A solution
is to select the testing nodes without explicitly generating
the candidate nodes or I. First, we generate weight wj’s
and the corresponding index j’s according to (24) and (22),
respectively. In the k-th step, we find the k-th largest weight
wj and its corresponding index j. According to (22), the j-
th column of the index matrix I can be calculated, and then
we can construct candidate node ~ξj . Finally ~ξj is selected as
a new testing node if ~H(~ξj) has a large enough component
orthogonal to V , otherwise it is omitted and not stored.
There exist other possible ways to select the testing nodes.
A recent progress is to generate the nodes by Leja sequences,
a greedy approximation to Fekete nodes [37]. How to select
the optimal testing nodes is still an open problem.
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IV. COMPARISON WITH OTHER STOCHASTIC SOLVERS
This section briefly extends the gPC-based SG and SC
to nonlinear circuit problems and compares them with our
proposed ST algorithm. After that, a high-level classification
of the mainstream stochastic solvers is presented.
A. Comparison with Stochastic Galerkin (SG) Method
1) SG for Nonlinear Circuits: Similar to ST, SG starts from
the residual function (10), but it sets up a deterministic DAE in
the form (12) by Galerkin testing. Specifically, SG enforces the
residual function to be orthogonal to each gPC basis function:〈
Res
(
~X(t), ~ξ
)
, Hk
(
~ξ
)〉
= 0, for k = 1, · · · ,K. (27)
Now Q( ~X(t)), F ( ~X(t)) and B˜ in (12) have the block form
Q
(
~X(t)
)
=


Q1
(
~X(t)
)
.
.
.
QK
(
~X(t)
)

 , B˜ =


B1
.
.
.
BK


F
(
~X(t)
)
=


F1
(
~X(t)
)
.
.
.
FK
(
~X(t)
)

 ,
(28)
with the n1-th block defined by
Qn1
(
~X (t)
)
=
〈
~q
(
xˆ(t, ~ξ), ~ξ
)
, Hn1(
~ξ)
〉
,
Fn1
(
~X (t)
)
=
〈
~f
(
xˆ(t, ~ξ), ~ξ
)
, Hn1(
~ξ)
〉
,
Bn1 =
〈
B,Hn1(
~ξ)
〉
.
(29)
To obtain the above inner product, one can use numerical
quadrature or Monte Carlo integration [48].
2) ST versus SG: Both of them are intrusive solvers, and
the coupled DAEs from ST and SG have the same dimension.
However, SG is much more expensive compared to ST.
First, SG must evaluate multivariate stochastic integrals,
hence functions ~q and ~f must be evaluated at many quadrature
or sampling nodes. This step is not cheap because evaluating
a semiconductor device model (e.g., BISM3 model) at each
node involves running tens of thousands of lines of codes.
Second, the linear system solution inside the Newton’s
iteration of SG is much more expensive. Assume that Gaussian
quadrature is applied to calculate the inner products in (29),
then the Jacobian J ( ~Xjk) has the following structure
J
(
~Xjk
)
=


J1,1
(
~Xjk
)
· · · J1,K
(
~Xjk
)
.
.
.
.
.
.
.
.
.
JK,1
(
~Xjk
)
· · · JK,K
(
~Xjk
)

 , (30)
and the submatrix Jn1,n2
(
~Xjk
)
∈ Rn×n is calculated by
Jn1,n2
(
~Xjk
)
=
Nˆ∑
q=1
wqHn1
(
~ξq
)
Hn2
(
~ξq
)
J
(
~Xjk,
~ξq
)
.
Here ~ξq is the q-th Gaussian quadrature node and wq the
corresponding weight, J
(
~Xjk,
~ξq
)
is calculated according to
the definition in (17). The Jacobian in SG cannot be decou-
pled. Therefore, solving the resulting DAE of SG requires
O(N3) = O(K3n3) at each time point if a direct solver is
used (or mˆO(K2n) if mˆ iterations are used in an iterative
solver), much more expensive compared to ST.
B. Comparison with Stochastic Collocation (SC) Method
1) SC for Nonlinear Circuits: Unlike ST and SG, SC starts
from the original stochastic DAE (1) without using gPC ap-
proximation a-priori. SC first selects Nˆs samples ~ξ1, · · · , ~ξNˆs
and solves (1) at each sample to obtain a deterministic solution
~x(t, ~ξk). The gPC coefficients are then computed using a post-
processing step. For example, one can select the sample ~ξk and
weight wk by a Gauss-quadrature tensor product rule or sparse
grid technique, and then compute the gPC coefficient by
xˆj(t) =
〈
~x(t, ~ξ), Hj(~ξ)
〉
≈
Nˆs∑
k=1
wkHj(~ξ
k)~x(t, ~ξk). (31)
2) ST versus SC: Like MC, SC is a sampling-based sim-
ulator. Therefore, the cost of SC has a linear dependence
on Nˆs, the number of samples. However, SC uses more
sampling nodes than ST (c.f. Section V-F). Furthermore,
SC is not as efficient as ST in time-domain simulation. To
reconstruct the gPC coefficients of time-domain solutions, SC
must use the same time grid for simulating all deterministic
DAEs. Since it is difficult to preselect an adaptive time
grid, a small fixed step size is normally used, leading to
excessive computational cost. In contrast, ST can use any
standard adaptive step stepping to accelerate the time-domain
simulation since it directly computes the gPC coefficients. It
seems that SC can use adaptive time stepping to simulate
each deterministic DAE, and then uses interpolation at the
time points where solutions are missing. Unfortunately, the
errors caused by such interpolations are much larger than
the threshold inside Newton’s iterations, causing inaccurate
computation of higher-order gPC coefficients. However, SC
indeed can use adaptive time stepping if one is not interested
in the statistical information of the time-domain waveforms.
C. Classification and Summary
Fig. 2 shows the classification of different stochastic solvers,
which is detailed below.
• MC and SC are nonintrusive (or sampling-based) solvers.
They both start from the original stochastic equation
(1) and compute the deterministic solutions at a set of
sampling points. The main difference of MC and SC
lies in how to select the samples. MC draws the samples
randomly according to PDF(~ξ), whereas SC selects the
samples by a tensor-product (TP) numerical quadrature
or sparse grid (SP) technique. After repeatedly simulating
each deterministic equation, MC provides the statistical
information such as distribution or moments, whereas SC
reconstructs the gPC coefficients by a post-processing
step such as numerical integration.
• SG and ST are intrusive solvers as they both directly
compute the gPC coefficients by simulating a larger-size
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Fig. 2. The classification of MC, SG, SC and ST methods.
TABLE II
COMPARISON OF DIFFERENT SPECTRAL METHODS.
Method Type Decoupled? Adapt. step size?
SC nonintrusive
√ ×
SG intrusive × √
ST intrusive
√ √
Vin
Vdd
Rd
Rs
Vout
Fig. 3. Schematic of the common-source amplifier.
coupled DAE only once. With gPC approximations, they
both start from the residual function (10). SG sets up
a larger-size coupled deterministic model by Galerkin
testing, whereas ST uses a collocation testing technique.
The spectral methods ST, SC and SG are further compared
in Table II. ST allows both adaptive time stepping and decou-
pled simulation, therefore, it is more efficient over SC and SG.
V. NUMERICAL RESULTS
This section presents the simulation results of some analog,
RF and digital integrated circuits. Our ST algorithm is im-
plemented in a MATLAB prototype simulator and integrated
with several semiconductor device models for algorithm verifi-
cation. In this work, Level-3 MOSFET model and Ebers-Moll
BJT model are used for transistor evaluation [49]. The TSMC
0.25µm CMOS model card [50] is used to describe the device
parameters of all MOSFETs. SC, SG and Monte Carlo (MC)
methods are implemented for comparison and validation. In
SG and ST, step sizes are selected adaptively according to the
local truncation error (LTE) [46] for time-domain simulation.
In contrast, uniform step sizes are used for both MC and SC
since we need to obtain the statistical information of time-
domain solutions. In our experiments, all candidate nodes of
ST are generated by Gaussian quadrature and tensor-product
rules. The cost of generating the candidate nodes and selecting
testing nodes is several milliseconds, which is negligible. For
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Fig. 4. Error bars showing the mean and s.t.d values from our ST method
(blue) and Monte Carlo method (red) of I(Vdd).
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(b) Monte Carlo
Fig. 5. Histograms showing the distributions of the power dissipation at
Vin = 1.4V, obtained by ST method (left) and Monte Carlo (right).
all circuit examples, SC and SG use the samples from a tensor-
product rule. The sparse-grid and tensor-product SC methods
are compared with ST in detail in Section V-F.
A. Illustrative Example: Common-Source (CS) Amplifier
The common-source (CS) amplifier in Fig. 3 is used to
compare comprehensively our ST-based simulator with MC
and other spectral methods. This amplifier has 4 random
parameters: 1) VT (threshold voltage when Vbs = 0) has a
normal distribution; 2) temperate T has a shifted and scaled
Beta distribution, which influences Vth; 3) Rs and Rd have
Gamma and uniform distributions, respectively.
1) ST versus MC: ST method is first compared with MC
in DC sweep. By sweeping the input voltage from 0 V up to
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Fig. 6. Absolute errors (measured by L2 norm) of the gPC coefficients for
the DC analysis of the CS amplifier, with Vin = 1.6V. Left: absolute errors
versus gPC order p. Right: absolute errors versus CPU times.
TABLE III
COMPUTATIONAL COST OF THE DC ANALYSIS FOR CS AMPLIFIER.
gPC order (p) 1 2 3 4 5 6
ST time (s) 0.16 0.22 0.29 0.51 0.78 1.37
# nodes 5 15 35 70 126 210
SC time (s) 0.23 0.33 1.09 2.89 6.18 11.742
# nodes 16 81 256 625 1296 2401
SG time (s) 0.25 0.38 5.33 31.7 304 1283
# nodes 16 81 256 625 1296 2401
3 V with a step size of 0.2 V, we estimate the supply currents
and DC power dissipation. In MC, 105 sampling points are
used. In our ST simulator, using an order-3 truncated gPC
expansion (with 35 gPC basis functions, and 35 testing nodes
selected from 256 candidate nodes) achieves the same level
of accuracy. The error bars in Fig. 4 show that the mean
and s.t.d values from both methods are indistinguishable.
The histograms in Fig. 5 plots the distributions of the power
dissipation at Vin = 1.4V. Again, the results obtained by ST is
consistent with MC. The expected value at 1.4V is 0.928 mW
from both methods, and the s.t.d. value is 22.07 µW from both
approaches. Apparently, the variation of power dissipation is
not a Gaussian distribution due to the presence of circuit
nonlinearity and non-Gaussian random parameters.
CPU times: For this DC sweep, MC costs about 2.6 hours,
whereas our ST simulator only costs 5.4 seconds. Therefore,
a 1700× speedup is achieved by using our ST simulator.
2) ST versus SC and SG in DC Analysis: Next, ST method
is compared with SG and SC. Specifically, we set Vin = 1.6V
and compute the gPC coefficients of all state variables with
the total gPC order p increasing from 1 to 6. We use the results
from p = 6 as the “exact solution” and plot the L2 norm of
the absolute errors of the computed gPC coefficients versus
p and CPU times, respectively. The left part of Fig. 6 shows
that as p increases, ST, SC and SG all converge very fast.
Although ST has a slightly lower convergence rate, its error
still rapidly reduces to below 10−4 when p = 3. The right part
of Fig. 6 shows that ST costs the least CPU time to achieve the
same level of accuracy with SC and SG, due to the decoupled
Newton’s iterations and fewer nodes used in ST.
CPU times: The computational costs of different solvers are
summarized in Table III. The speedup of ST becomes more
significant as the total gPC order p increases. We remark that
the speedup factor will be smaller if SC uses sparse grids, as
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Fig. 7. Transient waveform of the output of the CS amplifier.
TABLE IV
COMPUTATIONAL COST OF TRANSIENT SIMULATION FOR CS AMPLIFIER.
Methods ST SG SC
CPU times 41 s > 1 h 1180 s
# nodes 35 256 256
speedup of ST 1 > 88 29
will be discussed in Section V-F.
3) ST versus SC and SG in Transient Simulation: Finally,
ST is compared with SG and SC in transient simulation. It is
well known that the SG method provides an optimal solution
in terms of accuracy [32]–[34], therefore, the solution from
SG is used as the reference for accuracy comparison. The
total gPC order is set as p = 3 (with K = 35 testing nodes
selected from 256 candidate nodes), and the Gear-2 integration
scheme [46] is used for all spectral methods. In SC, a uniform
step size of 10µs is used, which is the largest step size that
does not cause simulation failures. The input is kept as Vin =
1 V for 0.2 ms and then added with a small-signal square
wave (with 0.2V amplitude and 1 kHz frequency) as the AC
component. The transient waveforms of Vout are plotted in
Fig. 7. The mean value and standard deviation from ST are
almost indistinguishable with those from SG.
It is interesting that the result from ST is more accurate than
that from SC in this transient simulation example. This is be-
cause of the employment of LTE-based step size control [46].
With a LTE-based time stepping [46], the truncation errors
caused by numerical integration can be well controlled in ST
and SG. In contrast, SC cannot adaptively select the time step
sizes according to LTEs, leading to larger integration errors.
CPU times: The computational costs of different solvers
are summarized in Table IV. It is noted that SC uses about
7× of nodes of ST, but the speedup factor of ST is 29. This
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Fig. 8. Schematic of the LNA.
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Fig. 9. Absolute errors (measured by L2 norm) of the gPC coefficients for
the DC analysis of LNA. Left: absolute errors versus gPC order p. Right:
absolute errors versus CPU times.
is because the adaptive time stepping in ST causes an extra
speedup factor of about 4. MC is prohibitively expensive for
transient simulation and thus not compared here.
B. Low-Noise Amplifier (LNA)
Now we consider a practical low-noise amplifier (LNA)
shown in Fig 8. This LNA has 3 random parameters in total:
resistor R3 is a Gamma-type variable; R2 has a uniform
distribution; the gate width of M1 has a uniform distribution.
DC Analysis: We first run DC analysis by ST, SC and SG
with p increasing from 1 to 6, and plot the errors of the gPC
coefficients of the state vector versus p and CPU times in
Fig. 9. For this LNA, ST has almost the same accuracy with
SC and SG, and it requires the smallest amount of CPU time.
The cost of the DC analysis is summarized in Table V.
Transient Analysis: An input signal Vin = 0.5sin(2pift)
with f = 108 Hz is added to this LNA. We are interested
in the uncertainties of the transient waveform at the output.
Setting p = 3, our ST method uses 20 gPC basis functions
(with 20 testing nodes selected from 64 candidate nodes) to
obtain the waveforms of the first 4 cycles. The result from ST
is indistinguishable with that from SG, as shown in Fig. 10.
ST consumes only 56 seconds for this LNA. Meanwhile, SG
costs 26 minutes, which is 28× slower compared to ST.
C. 6-T SRAM Cell
The 6-T SRAM cell in Fig. 11 is studied to show the
application of ST in digital cell analysis. When the write line
has a high voltage (logic 1), the information of the bit line can
TABLE V
COMPUTATIONAL COST OF THE DC ANALYSIS FOR LNA.
gPC order (p) 1 2 3 4 5 6
ST time (s) 0.24 0.33 0.42 0.90 1.34 2.01
# nodes 4 10 20 35 56 84
SC time (s) 0.26 0.59 1.20 2.28 4.10 6.30
# nodes 8 27 64 125 216 343
SG time (s) 0.58 2.00 6.46 24.9 87.2 286
# nodes 8 27 64 125 216 343
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Fig. 10. Transient simulation results of the LNA. Upper part: expectation of
the output voltage; bottom part: standard deviation of the output voltage.
be written into the cell and stored on transistors M1 − M4.
The 1-bit information is represented by the voltage of node
Q. When the write line has a low voltage (logic 0), M5 and
M6 turn off. In this case, M1−M4 are disconnected with the
bit line, and they form a latch to store and hold the state of
node Q. Here Vdd is set as 1 V, while the high voltages of the
write and bit lines are both set as 2 V.
Now we assume that due to mismatch, the gate widths of
M1 − M4 have some variations which can be expressed as
Gaussian variables. Here we study the influence of device
variations on the transient waveforms, which can be further
used for power and timing analysis. Note that in this paper we
do not consider the rare failure events of SRAM cells [24]. To
quantify the uncertainties of the voltage waveform at node
Q, our ST method with p = 3 and K = 35 (with 35
testing nodes selected from 256 candidate nodes) is applied to
perform transient simulation under a given input waveforms.
Fig. 12 shows the waveforms of write and bit lines and the
corresponding uncertainties during the time interval [0, 1]µs.
CPU times: Our ST method costs 6 minutes to obtain the
result. SG generates the same results at the cost of several
hours. Simulating this circuit with SC or MC is prohibitively
expensive, as a very small uniform step size must be used due
to the presence of sharp state transitions.
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Fig. 11. Schematic of the CMOS 6-T SRAM.
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Fig. 12. Uncertainties of the SRAM cell. (a) and (b) shows the expectation
and standard deviation of Vout; (c) and (d) shows the waveforms of the write
line and bit line, respectively.
D. BJT Feedback Amplifier
To show the application of our ST method in AC analysis
and in BJT-type circuits, we consider the feedback amplifier
in Fig. 13. In this circuit, R1 and R2 have Gamma-type
uncertainties. The temperature is a Gaussian variable which
significantly influences the performances of BJTs and diodes.
Therefore, the transfer function from Vin to Vout is uncertain.
Using p = 3 and K = 20 (with 20 testing nodes selected
Q1 Q2
Q3
Vdd=20V
Vss=-20V
Q4
Q6
Q5
Q7
Q8
Vout
Vin
R1
R2
Fig. 13. Schematic of the BJT feedback amplifier.
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Fig. 14. Uncertainties of the transfer function of the BJT amplifier.
from 64 candidate nodes), our ST simulator achieves the
similar level of accuracy of a MC simulation using 105
samples. The error bars in Fig. 14 show that the results
from both methods are indistinguishable. In ST, the real and
imaginary parts of the transfer functions are both obtained
as truncated gPC expansions. Therefore, the signal gain at
each frequency point can be easily calculated with a simple
polynomial evaluation. Fig. 15 shows the calculated PDF of
the small-signal gain at f = 8697.49 Hz using both ST and
MC. The PDF curves from both methods are indistinguishable.
CPU times: The simulation time of ST and Monte Carlo
are 3.6 seconds and over 2000 seconds, respectively.
E. BJT Double-Balanced Mixer
As the final circuit example, we consider the time-domain
simulation of RF circuits excited by multi-rate signals, by
studying the double-balanced mixer in Fig. 16. Transistors
Q1 and Q2 accept an input voltage of frequency f1, and
Q3 ∼ Q6 accept the second input of frequency f2. The output
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Fig. 15. Simulated probability density functions of the signal gain.
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Fig. 16. Schematic of the BJT double-balanced mixer.
vout = Vout1−Vout2 will have components at two frequencies:
one at |f1 − f2| and the other at f1 + f2. Now we assume
that R1 and R2 are both Gaussian-type random variables,
and we measure the uncertainties of the output voltage. In
our simulation, we set Vin1 = 0.01sin(2pif1t) with f1 = 4
MHz and Vin2 = 0.01sin(2pif2t) with f2 = 100 kHz. We
set p = 3 and K = 10 (with 10 testing nodes selected from
16 candidate nodes), and then use our ST simulator to run a
transient simulation from t = 0 to t = 30µs. The expectation
and standard deviation of Vout1−Vout2 are plotted in Fig. 17.
CPU times: The cost of our ST method is 21 minutes,
whereas simulating this mixer by SG, SC or MC on the
same MATLAB platform is prohibitively expensive due to the
presence of multi-rate signals and the large problem size.
F. Discussion: Speedup Factor of ST over SC
Finally we comprehensively compare the costs of ST and
SC. Two kinds of SC methods are considered according
to the sampling nodes used in the solvers [39]: SC using
tensor product (denoted as SC-TP) and SC using sparse grids
(denoted as SC-SP). SC-TP uses (p+1)l nodes to reconstruct
the gPC coefficients, and the work in [38] belongs to this class.
For SC-SP, a level-p+1 sparse grid must be used to obtain the
p-th-order gPC coefficients in (31). We use the Feje`r nested
sparse grid in [42], and according to [51] the total number of
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Fig. 17. Uncertainties of Vout=Vout1−Vout2 of the double-balanced mixer.
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Fig. 18. The speedup factor of ST over SC caused by node selection: (a)
ST versus SC-TP, (b) ST versus SC-SP. This is also the speedup factor in DC
analysis.
nodes in SC-SP is estimated as
NSC−SP =
p∑
i=0
2i
(l − 1 + i)!
(l − 1)!i!
(32)
DC Analysis: In DC analysis, since both ST and SC
use decoupled solvers and their costs linearly depend on the
number of nodes, the speedup factor of ST versus SC is
νDC ≈ NSC/K (33)
where NSC and K are the the numbers of nodes used by SC
and ST, respectively. Fig. 18 plots the values of NSC/K for
both SC-TP and SC-SP, which is also the speedup factor of ST
over SC in DC analysis. Since ST uses the smallest number of
nodes, it is more efficient over SC-TP and SC-SP. When low-
order gPC expansions are used (p ≤ 3), the speedup factor
over SC-SP is below 10. The speedup factor can be above 10
if p ≥ 4, and it gets larger as p increases. In high-dimensional
cases (l  1), the speedup factor of ST over SC-SP only
depends on p. It is the similar case if Smolyak sparse grids
are used in SC [31]. For example, compared with the sparse-
grid SC in [31], our ST has a speedup factor of 2p if l 1.
Transient Simulation: The speedup factor of ST over SC
in a transient simulation can be estimated as
νTrans ≈ (NSC/K)× κ, with κ > 1, (34)
which is larger than νDC. The first part is the same as in DC
analysis. The second part κ represents the speedup caused by
adaptive time stepping in our intrusive ST simulator, which is
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case dependent. For weakly nonlinear analog circuits (e.g., the
SC amplifier in Section V-A), κ can be below 10. For digital
cells (e.g., the SRAM cell in Section V-C) and multi-rate RF
circuits (e.g., the double-balanced mixer in Section V-E), SC-
based transient simulation can be prohibitively expensive due
to the inefficiency of using a small uniform time step size. In
this case, κ can be significantly large.
VI. CONCLUSION
This paper has proposed an intrusive-type stochastic solver,
named stochastic testing (ST), to quantify the uncertainties in
transistor-level circuit analysis. With gPC expansions, ST can
handle both Gaussian and non-Gaussian variations. Compared
with SG and SC, ST can simultaneously allow decoupled nu-
merical simulation and adaptive step size control. In addition,
multivariate integral calculation is avoided in ST. Such prop-
erties make ST method hundreds to thousands of times faster
over Monte Carlo, and tens to hundreds of times faster than
SG. The speedup of ST over SC is caused by two factors: 1) a
smaller number of nodes required in ST; and 2) adaptive time
stepping in the intrusive ST simulator. The overall speedup
factor of ST over SC is normally case dependent. Various sim-
ulations (e.g., DC, AC and transient analysis) are performed
on some analog, digital and RF circuits, demonstrating the
effectiveness of our proposed algorithm.
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